# Enabling Automatic Partitioning of Data-Parallel Kernels with Polyhedral Compilation

Alexander Matz, Holger Fröning Heidelberg University, Germany

LLVM Performance Workshop @CGO 2018 Sat 24 Feb 2018, Vienna, Austria





## Multi GPU in the Real World



#### P2-Instance-Details

Name	GPUs	vCPUs	RAM (GiB)	
p2.xlarge	1	4	61	
p2.8xlarge	8	32	488	
p2.16xlarge	16	64	732	2]

[1] https://www.nvidia.de/content/dam/en-zz/Solutions/Data-Center/hgx-1/data-center-nvidia-hgx-1-update-2-hero-desktop@2x.jpg [2] https://aws.amazon.com/de/ec2/instance-types/p2/



### NVIDIA DGX-1 and HGX-1 8 Tesla GPUs

#### Amazon AWS P2 up to 16 Tesla GPUs

 Google Cloud Platform up to 8 Tesla GPUs



# Observations GPU Programming

- Execution model
  - No guarantees exist for interactions among CTAs until kernel completion => Kernels can be safely partitioned along CTA boundaries (usually)
- Memory
  - Strong NUMA effects prohibit latency tolerance for remote accesses
  - Good partitioning mainly depends on memory access pattern
- Language
  - Data-parallel languages help in identifying areas of interest (kernels)
  - Parallel slackness helps for scalability (larger core count due to multi-GPU)









### Basic Idea



- Keep clear data ownership and movements of single GPU programming
- Automatically sync buffers
- Hybrid compile time / run time approach
- Minimize runtime overhead







# Pipeline Overview





- Based on LLVM (gpucc)
- Preprocessing based on text substitution
- Majority of functionality implemented as passes
- Not fully integrated yet



1. Kernel Code





Polyhedral Analysis

# Kernel Analysis & Code Generation



#### 2. Application Model

#### 3. Memory Range

Polyhedral Code Generation



## Kernel Analysis

- Based on Polyhedral Value & Memory Analysis [1]
- [N] -> {  $I[y, x] \rightarrow S[o1=y, o2=x] : 0 \le o1, o2 \le N;$  $I[y, x] \rightarrow S[o1=y, o2=x-1] : 0 \le o1, o2 \le N;$  $I[y, x] \rightarrow S[o1=y, o2=x+1] : 0 \le o1, o2 \le N;$  $I[y, x] \rightarrow S[o1=y-1, o2=x] : 0 \le o1, o2 \le N;$  $I[y, x] \rightarrow S[o1=y+1, o2=x] : 0 \le o1, o2 \le N;$ Replace product with new input dimension "blockOffset"
- Model should intuitively map Global ID  $\mapsto$  Array Element, so  $\mathbb{Z}^3 \mapsto \mathbb{Z}^d$  CUDA Expression "threadIdx + blockIdx \* blockDim" not affine • Workaround
- - Limit "threadIdx" to [0.. "blockDim"], then project out
- Model is now:  $\mathbb{Z}^6 \mapsto \mathbb{Z}^d$ , with three pairs of two dependent dimensions



[1] http://www.llvm.org/devmtg/2017-10/#src2





- Purpose A: Encode buffer dimension sizes and type information
- Purpose B: Implement efficient iterators for array accesses
  - Tracking buffer state requires iterators for write accesses
  - Synchronizing buffers for kernels requires iterators for read accesses







## Iterator Code Generation

#### 2D 5-point stencil, read map

#### Identity schedule of map range



2D domain
<sup>[y1, yu, x1, xu] → {</sup> <sup>[y1, yu, x1, xu] → {</sup> <sup>[1[y, x] : 0 <= y1 <= y < yu and 0 <= x1 <= x < xu <sup>}</sup>
Based on isl AST generation
Accurate but inefficient
</sup>

 $x_1 + c_0$ ; • Reads don't need 100% accuracy

 Last dimension is stored contiguous in memory in C



- Replace one loop with closed-form lower/upper expressions (optimized by LLVM)
- Good estimate for read maps
- Write maps need extra checks (modulo, non-convex sets) to verify accuracy
- Allows more efficient tracking and data transfers



10



# Runtime Buffer Management





foreach GPU:

Refs += [cudaMalloc(size)] -> new Tracker()



foreach GPU: maybeCopy update\_tracker



foreach GPU: calc\_partition() foreach GPU: sync\_buffer foreach GPU: kernel<<<partition>>>( update\_tracker(Ref&Tracker) foreach GPU:





# Runtime Buffer Synchronization

#### First Kernel Launch



- Data is in host memory
- Each GPU transfers its whole read set

Kernel Iteration



- Data is distributed on GPUs
- Each GPU only transfers stale data
- Often the most repeated part of application



Data Gathering



- Data is distributed on GPUs
- Host transfers most up to data chunk from each GPU





# Runtime Buffer Tracking

- Synchronization requires tracking
- Track intervals of memory describing location of most recent update
- No overlapping intervals, implemented as b-tree based map with lower bound search
- Coalescing neighboring intervals keeps memory footprint and performance stable









### Performance





14



### Future Work

- Fully integrated proof-of-concept
- Better handling of non-affine accesses
- More comprehensive validation using well-known benchmarks
- Array reshaping for better performance and memory utilization
- Explore shared memory optimizations (e.g. posted writes for synchronization)





## Conclusion

- Compiler based Automatic Partitioning is feasible
- Polyhedral compilation is a good fit for GPU memory access patterns
- Accuracy of extracted memory access patterns crucial for both correctness (write accesses) and performance (read accesses)
- Performance of prototype experiments very promising
- LLVM provides excellent research platform for non-traditional compiler researchers







### Thank you

- We especially thank
- Christoph Klein and Lorenz Braun (Heidelberg University), and
- Johannes Doerfert (Saarland University) for their contributions to our research
  - as well as
- Sudha Yalamanchili (Georgia Tech), Mark Hummel (NVIDIA), Peter Zaspel (University of Basel), Tobias Grosser (ETH Zürich), Johannes Doerfert and Sebastian Hack (Saarland University) for many helpful discussions and our Sponsors
  - BMBF, Google, NVIDIA, and the German Excellence Initiative



## 1D-Identity Map

### 1. Analysis Output [boff\_x, tid\_x] -> { $[] \rightarrow [boff_x + tid_x]$ }

#### 2. 1D Iteration Domain (CUDA Thread Grid)

[boffmin\_x, boffmax\_x, bidmin\_x, bidmax\_x, bdim\_x] -> { [boff\_x, bid\_x, tid\_x] : boffmin\_x <= boff\_x < boffmax\_x</pre> and bidmin\_x <= bid\_x < bidmax\_x and  $0 \le tid_x \le bdim_x$ ;



#### 3. Canonicalized Access Map

```
[boffmin_x, boffmax_x, bidmin_x,
 bidmax_x, bdim_x] -> {
 [boff_x, bid_x] -> [o0] :
   boffmin_x <= boff_x < boffmax_x</pre>
   and bidmin_x <= bid_x < bidmax_x
   and boff_x <= o0 < bdim_x + boff_x
```



## 2D 5-Point Stencil Read

#### Analysis Output

```
[tid_x, boff_x, tid_y, boff_y, N] -> {
 [] -> A[o0, o1] :
   N > tid_x + boff_x
    and N > tid_y + boff_y
    and o0 <= tid_y + boff_y
    and -1 + tid_x + boff_x + tid_y
      + boff_y - o0 <= o1 < N
    and o1 <= 1 + tid_x + boff_x
      - tid_y - boff_y + o0;
 [] \rightarrow A[1 + tid_y + boff_y, tid_x + boff_x]
}
```



Canonicalized Access Map

[bdim\_y, bdim\_x, boffmin\_y, boffmax\_y, boffmin\_x, boffmax\_x, bidmin\_y, bidmax\_y, bidmin\_x, bidmax\_x, N] -> {  $[boff_y, boff_x] \rightarrow A[o0, o1] : bdim_y = 1 and bdim_x = 1$ and bidmax\_y > bidmin\_y and bidmax\_x > bidmin\_x and boffmin\_y <= boff\_y < N and boff\_y < boffmax\_y and boffmin\_x <= boff\_x < N and boff\_x < boffmax\_x and o0 <= boff\_y and -1 + boff\_y + boff\_x - o0 <= o1 <= 1 - boff\_y + boff\_x + o0 and o1 < N;  $[boff_y, boff_x] \rightarrow A[o0 = 1 + boff_y, o1 = boff_x] :$  $bdim_y = 1$  and  $bdim_x = 1$  and  $bidmax_y > bidmin_y$ and  $bidmax_x > bidmin_x$ and boffmin\_y <= boff\_y < boffmax\_y and boffmin\_x <= boff\_x < boffmax\_x



